Abstract: This paper presents a simple Pico Watt reference circuit with the output voltage of 263.1 mV using sub-threshold operation of MOSFETs at supply voltage of 0.7 V. Proposed circuit consumes merely 400 pW of power at room temperature and it is designed using standard TSMC 0.18 μm technology. 
Introduction
Voltage reference circuits play a key role in analog and mixed signal systems. They are important components of analog to digital and digital to analog converters also they are applied in numerous analog circuits used in portable devices, RFID tags and implantable medical devices such as operational amplifiers, filters, and sensors [1] . These devices should operate in ultra-low power condition, e.g. some micro Watts or less because they will probably be placed under conditions where they have to get the necessary energy from poor energy sources such as micro-batteries and environmental energy sources [2] .
The most common solution for on-chip voltage reference is the Bandgap Voltage Reference (BGR), which can be implemented in standard CMOS technology using vertical BJTs [3, 4, 5] with nearly temperature-independent reference. However, they need resistors with a high resistance of several hundred mega-Ohms with large occupied chip area to achieve low-current, sub-threshold operation that make it unsuitable to use in low cost and low power applications. Therefore, modified voltage reference circuits for lowcost, low-power applications have been reported. However, these circuits have various problems such as large power dissipation [6, 7] and sensitive output voltage to supply voltage and temperature variation [8] .
In this paper, a reformed full CMOS voltage reference configuration, based on temperature compensation technique derived from the sub-threshold region of operation, is described. Within the circuit, two n-channel MOSFETs with different 0 • C threshold voltages are presented and the reference voltage value is obtained by subtracting threshold voltages. This paper is organized as follows: In section 2 the proposed scheme is described, in section 3 simulation results are shown and in section 4 a comparison with low-power and low-voltage competitors is presented and concluded. Figure 1 illustrates the architecture of proposed voltage reference circuit that consists of two parts: start up circuit and reference voltage generator. The zero Watt startup circuit (M S1 , M S2 , C NMOS ) has been implemented to decrease the steady state time of circuit to some milliseconds. The reference normal NMOS) which has no resistor and works with all MOSFETs in the sub-threshold region. By using zero Watt start-up circuit and eliminating unnecessary current branches compared to [8] , total power dissipation is reduced dramatically.
Proposed circuit
The drain current of a MOSFET in sub-threshold region is an exponential function of the gate-source voltage (V GS ) and the drain-source voltage (V DS ), and given by [6] , [8] , and [9] :
where W/L is the transistor aspect ratio, C ox is the gate oxide capacitance per unit area, μ is the electron mobility, V T is the thermal voltage (k B is the Boltzmann constant, q the elementary charge and T the absolute temperature), V th is the MOSFET threshold voltage and η is the sub-threshold slope factor. For V DS > 0.1 V, drain current is independent of V DS and gate-source voltage (V GS ) is obtained by using Eq. (1):
Threshold voltage of the MOSFET is reduced linearly by temperature [10] :
where V 0th is the threshold voltage at 0 • C (T 0 = 273.15 K), V BS is the bodyto-source voltage of the transistor, k 1t and k 2t are negative temperature coefficients. Output voltage of the reference circuit is obtained by subtracting gatesource voltage of M 1 and M 2 :
By utilizing Eq. (2)- (4):
where
Current of I is equal to drain current of M 3 :
By combination of Eq. (6) and Eq. (7):
Using Eq. (4)- (8), output voltage of reference circuit can be rewritten by:
where A and B are temperature independent constants:
To get temperature independent reference voltage, temperature coefficient must be zero (i.e. A = 0):
Eq. (11) is satisfied by adjustment of transistors aspect ratios (K 1 − K 3 ); consequently temperature-independent reference voltage would be achieved identical to Eq. (12). Because of using self-biasing circuit with large length transistors (M 1 -M 5 ), output voltage is almost independent of voltage of power supply. Two stack transistors to M 2 , M 3 can be added to decrease line sensitivity in the cost of increasing minimum acceptable voltage for power supply (Vdd). nology and simulated by Cadence Spectre software. Table I To study the dependence of the output voltage on process variations, we performed Monte Carlo simulations of 500 runs. 
Conclusion
In this paper a high accuracy ultra-low power voltage reference circuit using sub-threshold operating MOSFETs was proposed and simulated. Table II shows the comparison between the designed circuit and some recent works. The circuit is featured with a small area of 500 μm 2 and low power consumption of merely 400 pW at room temperature. The performance of the proposed voltage reference circuit is highly precise with temperature inaccuracy of 0.4 mV in the range of −40 • C to 120 • C and line sensitivity of 0.32 mV/V in the range of 0.7 V to 2.5 V. Moreover, having a simple structure and using the same transistors in the current mirror (M 4 , M 5 ), better coefficient of variation (σ/μ) toward process variation compared with [8] was obtained. 
